HP 13255 Technical Information

Download Technical information of HP 13255 Control Unit, IP Phone for Free or View it Online on All-Guides.com.

Brand: HP

Category: Control Unit , IP Phone

Type: Technical information for HP 13255

Pages: 37

Download HP 13255 Technical information

HP 13255 Technical information - Page 1
1
HP 13255 Technical information - Page 2
2
HP 13255 Technical information - Page 3
3
HP 13255 Technical information - Page 4
4
HP 13255 Technical information - Page 5
5
HP 13255 Technical information - Page 6
6
HP 13255 Technical information - Page 7
7
HP 13255 Technical information - Page 8
8
HP 13255 Technical information - Page 9
9
HP 13255 Technical information - Page 10
10
HP 13255 Technical information - Page 11
11
HP 13255 Technical information - Page 12
12
HP 13255 Technical information - Page 13
13
HP 13255 Technical information - Page 14
14
HP 13255 Technical information - Page 15
15
HP 13255 Technical information - Page 16
16
HP 13255 Technical information - Page 17
17
HP 13255 Technical information - Page 18
18
HP 13255 Technical information - Page 19
19
HP 13255 Technical information - Page 20
20
HP 13255 Technical information - Page 21
21
HP 13255 Technical information - Page 22
22
HP 13255 Technical information - Page 23
23
HP 13255 Technical information - Page 24
24
HP 13255 Technical information - Page 25
25
HP 13255 Technical information - Page 26
26
HP 13255 Technical information - Page 27
27
HP 13255 Technical information - Page 28
28
HP 13255 Technical information - Page 29
29
HP 13255 Technical information - Page 30
30
HP 13255 Technical information - Page 31
31
HP 13255 Technical information - Page 32
32
HP 13255 Technical information - Page 33
33
HP 13255 Technical information - Page 34
34
HP 13255 Technical information - Page 35
35
HP 13255 Technical information - Page 36
36
HP 13255 Technical information - Page 37
37
13255
General
Purpose
Asynchronous
Data
Comm
Mndule
13255·Ql089/16
Rev
AlJG-Ol-76
3.2.2
The
3-to-R
decoder
provides
control
siqnals
to
the
other
functlon~l
------
---
----
_
...
_-
--
blocks.
Address
lines
ADORO,
AODR2,
ADDR3,
AOOR5,
ADDR6,
and
WRITE
and
I/O
are
dpcoded
and
strobed
bY
REO
to
realize
lowinq
control
~lqnals
are
activated
as
shown
module
address
Is
---
-
......
-
I/O
WRTTr;:
AODRO
0
0
X
0
0
X
0
,.
X
0 1
1
0
,.
0
0
1
X
0 X
0
X
0
t
X
0
X
selected.
---
---
AOOP2
ADDP3
X
X
X
X
X
X
X X
X X
X
X
0
X
t
X
X 0
X
1
X =
Don't
Care
+ =
Rising
Edqe
_
...
-
....
---
ADOR5
AOOR6
1
0
0
0
1
0
0
1
1
1
1
0
0
0
0
0
0
0
0
control
pUlse~.
The
fo1-
whenever
the
proper
REO
t
T,oad
control
regis-
ter
from
data
hus.
t
Load
character
into
transmit
half
of
HART.
0
Gate
firmware
control
word
onto
data
bus.
0
Gate
status
word
onto
data
hU5.
0
C:ate JTlodlfied
status
word
onto
data
bus.
0
Gate
received
data
from
UAFT
to
data
bus.
'Reset
UART's
Data
Ready
flip-flop
+
Set
XECL
hiqh
+
Set.
XECIJ
low
+
Turn
CD
off
+
Turn
CD
on